The impact of back channel leakage ͑BCL͒ is thoroughly investigated when scaling down partially depleted ͑PD͒ silicon-oninsulator ͑SOI͒ devices. Back channel voltage is introduced as an indicator for monitoring the behavior of BCL. In addition to front-gate devices, back-gate devices also suffer from short channel effect. Finally, BCL can be successfully suppressed by optimizing process parameters such as the Si remains, the well implant, and the SOI thickness. © 2010 The Electrochemical Society. ͓DOI: 10.1149/1.3459931͔ All rights reserved. Silicon-on-insulator ͑SOI͒ complementary metal oxide semiconductor ͑CMOS͒ has been widely used in recent years for its better device performance and scalability. Partially depleted ͑PD͒ SOI has a similar device structure to a bulk device. As a consequence, PD SOI can be fabricated using a standard bulk CMOS process. SOI devices have better circuit performance and lower power consumption due to lower channel doping and smaller parasitic capacitances. However, PD SOI devices possess several unique behaviors that do not exist in bulk devices, such as kink effect, 1-3 self-heating effect, 4-6 history delay effect, 7,8 and pass-gate leakage. 9,10 As metaloxide-semiconductor field effect transistor ͑MOSFET͒ sizes are scaled down to the nanoscale regime, leakage current is one of the key challenges faced by designers when attempting to realize devices that provide high performance and high scalability. In PD SOI, there is an additional leakage component other than the common leakage currents of a bulk device, such as junction leakage, gate induced drain leakage, and Drain Induced Barrier Lowering ͑DIBL͒. This leakage component is called back channel leakage ͑BCL͒, which is the subthreshold leakage of a back channel MOSFET. Figure 1 shows the cross section of a PD SOI device with a front-gate channel and a back-gate channel. When the back-gate channel is not turned off properly, BCL can contribute an additional leakage current to the device, resulting in a higher off-state leakage current. Several previous studies are focused on radiation induced BCL. [11] [12] [13] [14] [15] It was reported that back-gate bias could suppress the BCL and reduce its impact on circuits. [16] [17] [18] Consequently, it is important to characterize the BCL behavior and develop a strategy to effectively suppress the BCL.
Silicon-on-insulator ͑SOI͒ complementary metal oxide semiconductor ͑CMOS͒ has been widely used in recent years for its better device performance and scalability. Partially depleted ͑PD͒ SOI has a similar device structure to a bulk device. As a consequence, PD SOI can be fabricated using a standard bulk CMOS process. SOI devices have better circuit performance and lower power consumption due to lower channel doping and smaller parasitic capacitances. However, PD SOI devices possess several unique behaviors that do not exist in bulk devices, such as kink effect, [1] [2] [3] self-heating effect, [4] [5] [6] history delay effect, 7, 8 and pass-gate leakage. 9, 10 As metaloxide-semiconductor field effect transistor ͑MOSFET͒ sizes are scaled down to the nanoscale regime, leakage current is one of the key challenges faced by designers when attempting to realize devices that provide high performance and high scalability. In PD SOI, there is an additional leakage component other than the common leakage currents of a bulk device, such as junction leakage, gate induced drain leakage, and Drain Induced Barrier Lowering ͑DIBL͒. This leakage component is called back channel leakage ͑BCL͒, which is the subthreshold leakage of a back channel MOSFET. Figure 1 shows the cross section of a PD SOI device with a front-gate channel and a back-gate channel. When the back-gate channel is not turned off properly, BCL can contribute an additional leakage current to the device, resulting in a higher off-state leakage current. Several previous studies are focused on radiation induced BCL. [11] [12] [13] [14] [15] It was reported that back-gate bias could suppress the BCL and reduce its impact on circuits. [16] [17] [18] Consequently, it is important to characterize the BCL behavior and develop a strategy to effectively suppress the BCL.
In this paper, the BCL has been characterized by applying a back-gate bias. In the Characterization and Methodology section, we present a methodology for monitoring the BCL. The back-gate device also suffers from the short channel effect ͑SCE͒. In the Results and Discussion section, we discuss the methods used to minimize the BCL of p-MOSFET. Finally, the BCL can be fully controlled in a 45 nm PD SOI process by optimizing three key process parameters: Si remains, well dose, and SOI thickness.
Characterization and Methodology
The devices used in this study are fabricated using a 45 nm SOI process.
19 Figure 2 shows the Id-Vg curves for a p-MOS ͑W/L = 0.6/0.04 um͒ at different back-gate biases ranging from 0 to 30 V. A large subthreshold leakage current occurs when the back-gate bias is 0 V. The source of the leakage current is from the bottom of the n-well region because it is dependent on the back-gate bias but is independent of the front-gate bias. To turn off the leakage current, a positive voltage is applied to the back gate to induce a negative charge in the back channel and suppress the BCL. The BCL current can be reduced by 52 and 330 times by applying a back-gate bias of 5 and 10 V, respectively. When the back-gate bias is higher than 10 V, the subthreshold leakage cannot be further reduced because the back channel device is turned off completely. Generally speaking, the BCL is most likely to occur in p-MOS because p-type substrates are in use. CMOS processes are generally built on p-type substrate wafers, meaning that the BCL issue is minor for n-MOSFET because even without channel doping, its intrinsic p-type doping is helpful in reducing BCL. 
where DIBL backchannel is the Vt drop caused by the back channel transistor, and FB is flatband. Figure 4a shows the Idsat by biasing the back gate at 0 and 30 V for the p-MOS. The Idsat trend line ͑solid͒ shifts to the left side of the plot, which means that the saturation current decreases by 4% when biasing the back gate at 30 V. The Ioff ͑off-state current͒ drops by 0.34 times when biasing the back gate at 30 V. For a p-MOS, when the back-gate bias is increased, the floating body potential decreases. As a result, the device Vt is increased, which leads to the decreases in the saturation current and the off-state current. It is observed that the distribution of the saturation current is compressed ͑Fig. 4a͒ but the off-state current is spread under 0 and 30 V backgate biases ͑Fig. 4b͒. This is because the BCL contributes to the off-state current under a 0 V bias but turns off under the 30 V bias and only impacts on the device operated in the off state ͑Ioff͒ instead of the on state ͑Isat͒.
The dependence of BCVt on polylength has been studied to evaluate the process margin of the BCL. Back channel devices also suffer from SCEs. When the device channel length is scaled down, the BCVt becomes worse, which is due to the reduced controllability of the back gate over the depletion region from the increased charge sharing of the source and drain. Figure 5 shows the plot of BCVt vs the channel length of p-MOS. As shown in this figure, the BCVt increases from Ϫ1.5 to 3 V when the device channel length is reduced from 1 to 0.04 m.
Results and Discussion
p-MOSFET BCL optimization.-In an advanced CMOS technology, Embedded-SiGe ͑e-SiGe͒ is commonly used in p-MOS devices to increase the channel compressive stress, which is proportional to the e-SiGe volume. 20, 21 In a PD SOI device, the e-SiGe volume is constrained by the Si thickness ͑Tsi͒. The Si remains are defined as the distance from the bottom of the e-SiGe to the top of the buried oxide. The greater the SiGe volume under the Si surface means the less Si remains. Figure 6 shows that the BCVt is degraded as the Si remains are reduced. As shown in the figure, when the Si remains increase 3.5 times, BCVt is improved from 8 to Ϫ7.6 V. The metallurgical junction depth of the source/drain ͑S/D͒ is determined by the in situ boron doping concentration during the e-SiGe deposition rather than the S/D implantation. For the devices with larger Si remains, the junction depth is shallower and the influence of the BCL is weaker, which results in the more negative BCVt, as shown in Fig. 7 . The distribution of the BCVt must be taken into account during BCL optimization. The BCVt distribution is strongly dependent on the value of the BCVt, as shown in Fig. 8 . For example, when the device suffers a BCL issue ͑BCVt is 8 V͒, the distribution of the BCVt is ϳ17 V. After the BCVt is reduced to the safe region ͑Ϫ7 V͒, the BCVt distribution is reduced to 6 V.
In addition to the Si remains, the well dose can also affect the BCVt characteristics of the PD SOI device. Figure 9 shows the BCVt characteristics of different well doses for various device lengths. When the well dose is increased, BCVt moves toward the negative voltage. Increasing the well dose reduces the leakage current for both front-and back-gate devices. Increasing the well dose improves the BCVt value but comes with some adverse effects, such as an increase in junction capacitance, to which attention must be paid. Figure 10 shows that the S/D junction capacitance is increased from 0.27 to 0.33 fF/m when the well dose increases from 4 ϫ 10 12 to 1.2 ϫ 10 13 cm 2 . Another method of minimizing the BCL is to reduce the SOI thickness. Wafers with three different SOI thicknesses ͑Reference, 70 Å less and 140 Å less͒ are used for this study, as shown in Fig.  11 . For the same well implantation conditions, the thinner SOI layer has the higher doping at the bottom of the well region. The BCVt is 1.E-06
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improved by 5.8 V when the SOI thickness is reduced by 140 Å. The junction capacitance is increased if the well dose is increased. However, the junction capacitance can be reduced if a thinner SOI layer is used because the junction area is reduced. The impact on device performance for the above three BCL minimization methods are summarized in Table I . Increasing the Si remains is helpful in improving BCVt, but the device performance is degraded because the SiGe volume is decreased. Increasing the well dose can increase the junction capacitance, which degrades the device ac performance. Junction capacitance can be reduced when the SOI thickness is reduced. However, it is often at the expense of the device performance due to the decrease in allowable SiGe volume. Consequently, for all the methods mentioned above, there appears to be no clear winner. To minimize BCL without incurring significant performance loss, all three methods are utilized and optimized individually. Figure 12 shows the device drain current vs the gate voltage at Vbg = 0 V before and after the BCL optimization. After the optimization, the BCL leakage can be reduced to below the subthreshold current.
Conclusions
The measurement methodology for BCL has been demonstrated in PD SOI devices. BCVt is introduced and is used as an indicator for monitoring BCL. The BCL current can be minimized by increasing the Si remains, increasing the well dose, and reducing the SOI thickness for the p-MOS. Through a systematic study, the BCL has been well characterized. Finally, we have successfully reduced BCL to a level that does not contribute to the off-state current after process optimization. 
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